



GEN (HALF DUPLEX OR FULL DUPLEX)
 0 -> HALF DUPLEX
 1 -> FULL DUPLEX



REMOVE FOR INTELLIGENT SWITCH




20 /RST1
 RESET SIGNAL FROM CPU BOARD(50497)










D-Link

Approved: [Signature]
 Checked: [Signature]
 Title: [Signature]
 PREPARED BY: VINCENT MU
 ISSUE DATE: DEC 26, 1999

DOC. NO.: 305DES2212--A1-


Version: A
 Size: 2102
 B
 Date: JULY 21, 1997





USE 2M BYTE MEMORY.
FOR GT-48002CA)
MEMORY IS 60n\$ EDO RAM


<h1>D-Link®</h1>		Corp.	
Approved: 張福財 Date: 12/19/98		Title:	
Checked: 張福財		Date: 12/19/98	
DEC. NO.: 305DES2212--A1-		Version: A	
PREPARED BY: VINCENT MU		ISSUE DATE: DEC 28, 1998	
ES-2212BI : DRAM FOR GT-48002A (12)		Size: 2102 B 2202	
Document Number		REV: A1	
Date: July 16, 1997		Sheet 4 of 20	


$$= MF_0, MF_1, MF_2, MF_3, MF_4, MFV_1, MFV_4, MFV_4, MFV_4, MFV_4$$

100M PORT1

5/81

3.7 <RXDBCO...32>
3.7 <RXDBCO...33>
3.7 <RXDBCO...31>



100M PORT2

D-Link Corp.

Approved: 張福財 2/9/98
Checked: 張福財 2/9/98
Title: ES-2212B1 : 100M PORT2 CKT
Size: 2102
Rev: 2202
Date: August 4, 1997 Sheet 6 of 20

DOC. NO.: 305DES2212---A1-



PREPARED BY: VINCENT HU
ISSUE DATE: DEC 26, 1996
ES-2212B1 : 100M PORT2 CKT
Size: 2102
Rev: 2202
Date: August 4, 1997 Sheet 6 of 20

6/81



MANUAL CONTROL MODE SETTING
PHY ADDRESS = D0001
N-WAY DISENABLE
PHY MODE ENABLE
EN/DECODER ENABLE
100BASE-TX ENABLE
100BASE-TX DISABLE

MF0, MF1, MF2, MF3, MF4
MFV4, MFV1, MFV4, MFV4, MFV4

CFGC0...13 = 11 (100M, DISABLE 10BASE-T LINK TEST)



40 PINS
MII CONNECTOR



SH1	SH2	SH3	TRISTATE	PARDOMM
POWER ON	ON	OFF	ON	HIGH
IF EXT PHY EXIST	OFF	ON	ON	HIGH
IF EXT PHY NOT EXIST	OFF	OFF	ON	LOW

MII CONNECTOR & CONTROL CKT.

FOR READING THE EXTERNAL PHY
MICRO-P FOR PROCESSING EXTERNAL 100M PHY

D-Link Corp.

Approved: 張福財 7/9/98
Checked: 張福財 7/9/98


Doc. No.: 305DES2212---A1-

Prepared by: VINCENT MU
Issue Date: DEC 26, 1996

Title: ES-2212BI : 100M MII CONN. & CONTROL CKT
Size: 2102
Rev: A1

Date: JULY 16, 1997 Sheet 7 of 20







GT-4802A(2)



DOC NO: 305DES2212---A1-
VERSION: A
PAGE/OF: 8 / 81

PREPARED BY: VINCENT HU
ISSUE DATE: DEC 26, 1996
ES-2212BT : GT-4802A(2)
Size Document Number
2102
REV
A1
Date: August 4, 1997 Sheet 8 of 20

8 GT20A180-33 GT20A180-33



USE 2M BYTE MEMORY.
FOR GT-48002A(2)
MEMORY IS 60ns EDO RAM

D-Link Corp.

DOC. NO.: 305DES2212---A1-

Approved: 张福财	Checked: 张福财	Version: A	Size: 2102	REV: 2202	REV: 2202
Title: ES-2212B1 : DRAM FOR GT-48002A (2)		Date: JULY 15, 1997		Sheet: 3 OF 20	
Prepared By: VINCENT HU		Issue Date: DEC 25, 1996		REV: 2202	



CFGIO..13 = 11 (100M, DISABLE 10BASE-T LINK TEST)

PREPARED BY: VINCENT HU

ISSUE DATE : DEC 26, 1996

福

Check

DOC. NO.: 305DES2212---A1-

Version:	Size	Document Number
		2102


1.

DOC. No.: 305DES2212.

8 RXD0..3 RXD0C..3
8 TXD0..3 TXD0C..3

VCC
R229 22K 1/10W
R225 0.1U 0.1U

8,10 G12HDIO
8,10 G12HDCK



FOR DUMB SH
MANUAL CONTROL MODE
MODIS = 1

FOR INTELLIGENT SH
MODIS = 0

FOR AUTO-N TEST


MANUAL CONTROL MODE SETTING
PHY ADDRESS = 00001
PHY MODE = 00000
EN/DECODER ENABLE
SCRAMBLER ENABLE
100BASE-TX ENABLE
MF0, MF1, MF2, MF3, MF4
= MFV4, MFV1, MFV4, MFV4, MFV4

CFGC0..13 = 11 (100M, DISABLE 10BASE-T LINK TEST)

100M PORT4

D-Link Corp.		Approved: 吳五成	PREPARED BY: VINCENT HU
DOC. NO.: 305DES2212--A1		Checked: 吳五成	ISSUE DATE: DEC 26, 1996
Version: A		Size: 2102	REV: A1
Date: August 4, 1997		Sheet: 1 of 20	

11/81





12 ADDRESS
12 DATA
12 /OE
12 /WE

FOR GT-48001A



12 ADDRESS
12 DATA
12 /OE
12 /WE

12 ADDRESS
12 DATA
12 /OE
12 /WE



USE 1M BYTE MEMORY.
FOR GT-48001(A)
MEMORY IS 60ns EDO RAM

D-Link Corp.		Approved: 张福财	Checked: 张福财	Version: A	Doc. No.: 305DES2212--A1-
PREPARED BY: VINCENT MU		ES-2212BI : DRAM FOR GT-48001A		REV A1	
ISSUE DATE : DEC 26, 1995		Size Document Number		2102 2202	
Date: JULY 16, 1997		Sheet		13 of 20	



D-Link Corp.


Approved: 张福财 8/9/98
Checked: 张福财 8/9/98

PREPARED BY: VINCENT MU
ISSUE DATE: DEC 26, 1996


Title: ES-221281 : PHONE JACKS
Size: 2102
Version: A

DOC. NO.: 305DES2212--A1-





100M & 10M PHONE JACKS



吳玉欽



PORT-1 PORT-2 PORT-3 PORT-4 PORT-5 PORT-6 PORT-7 PORT-8 PORT-9 PORT-10 PORT-11 PORT-12








LINK
12

PORT TRAFFIC LED


Approved: 3/19/98		15.2 x 11.7	
Checked: 3/19/98		PREPARED BY: VINCENT MA	
Version: A		ISSUE DATE: JULY 7, 1998	
DOC. NO.: 305DES2212---A1-		Title: ES-2212L : LED ARRAY	
		Size: 2103	
		REV: A1	
		Date: August 6, 1997 Sheet 1 of 2	

D-Link Corp.



305DES2212---A1-



D-Link Comp.		Approved: 7/9/98 Checked: 7/9/98		PREPARED BY: VINCENT HU ISSUE DATE: JULY 7, 1997		15.2 X 11.7	
DOC. NO.: 305DES2212---A1-		Version: A		Title: ES-2212L : LED CABLE CONN. & DECODE CKT		REV: 2103 A1	
Date: August 6, 1997		Sheet: 2 of 2		22/81		2	



D-Link DOC. NO.: 305DES2212---A1-		Approved: 张福财 Checked: 张福财 Date: 7/4/98	Prepared by: Vincent Wu Issued Date: May 15, 1997 ES-22101 486 CPU Size Document Number Title: JULY 15, 1997 Sheet 1 of 3
15.2 X 11.7		REV A1	






D-Link Corp.

DOC. NO.: 305DES2212---A1-

Approved: 張福財 2/9/98
Checked: 張福財 7/9/98
Title: ES-22101 S15 85C496
Size Document Number: 2102 2202
Version: A
Date: July 15, 1997 Sheet 2 of 3

Prepared by: Vincent MU
Issued Date: May 15, 1997
REV A1

1,2 HDQ...317




D-Link


Approved: 3/9/98
Checked: 3/9/98
Title: ES-22181 DRAM
Size Document Number: 2102 2202
Date: JUL 15, 1997 Sheet 4 of 5

DOC. NO.: 305DES2212--A1-

26/81



For Test Only
DIP32 Socket Needed



D-Link Corp.

Doc. No.: 305DES2212---A1-

Approved: 2/19/98

Checked: 2/19/98

Version: A

Prepared by: Vincent HU

Issued Date: May 15, 1997

Title: ES-22121 ROM & EPROM & LED REG & DECODER

Size: Document Number

Rev: 2102


Rev: 2202

Rev: A1

Date: July 15, 1997 Sheet 5 of 5



Approved:	张福材	2/9/98	Prepared by: Vincent MU	吴玉敏
Checked:	张福材	2/9/98	Issued Date: May 15, 1997	
			Title	
			ES-22181 B2B PCI CONNECTOR	
			Size	2102
			Document Number	2202
			Version:	A
			Date:	201W 15, 1997
			Sheet	6



Clock Driver for 33MHz

D-Link Corp.


DOC. NO.: 305DES2212--A1-

Approved: 张福财 2/19/98





Checked: 张福财 2/19/98

Prepared by: Vincent MU
Issued Date: May 15, 1997
Title: ES-22181 SYSTEM CLOCKS GENERATION

Size Document Number: 2102
2202
Date: July 15, 1997 Sheet 7 of 9



D-Link Corp.		Approved: 张福财 2019/8	Prepared by: Vincent HU	宋玉斌
		Checked: 张福财 2019/8	Issued Date: May 15, 1997	
DOC. NO.: 305DES2212---A1		Version: A	Title ES-22181 CONSOLE PORT	
Size Document Number		B	REV A1	
Date: JULY 15, 1997		Sheet 8 of 9		



D-Link®

吳玉欽

Prepared by: Vincent HU
Issued Date: May 15, 1997

86



【例題】



02249

App:

1

1

生效日期: 87. 2. 28

REV DATE:

ISSUED DATE: 87. 2. 28

文件履歷表

DOC NO. 305DES2212---A1-

VERSION

A

PAGE/OF

0

81

DES-2212 A1 CKT Diagram

修訂日期

版本

變更內容

87. 2. 28

A

Refer NPR DES 2212 --- A1-01